Title

Exploiting symmetry when verifying transistor-level circuits by symbolic trajectory evaluation

Date of Original Version

1999

Type

Article