Date of Original Version
Abstract or Description
We describe an algorithm to verify a hardware design given in Verilog using an ANSI-C program as a specification. We use SAT based BoundedModel Checking  in order to reduce the equivalence problem to a bit vector logic decision problem. As a case study, we describe experimental results on a hardware and a software implementation of the data encryption standard (DES) algorithm.