1980

Special-purpose devices for signal and image processing : an opportunity in VLSI

H. T. Kung
Carnegie Mellon University

Follow this and additional works at: http://repository.cmu.edu/compsci

This Technical Report is brought to you for free and open access by the School of Computer Science at Research Showcase @ CMU. It has been accepted for inclusion in Computer Science Department by an authorized administrator of Research Showcase @ CMU. For more information, please contact research-showcase@andrew.cmu.edu.
NOTICE WARNING CONCERNING COPYRIGHT RESTRICTIONS:
The copyright law of the United States (title 17, U.S. Code) governs the making of photocopies or other reproductions of copyrighted material. Any copying of this document without permission of its author may be prohibited by law.
Special-Purpose Devices for Signal and Image Processing: An Opportunity in VLSI

H. T. Kung
Department of Computer Science
Carnegie-Mellon University
Pittsburgh, Pennsylvania 15213

July 1980

This paper is to be presented at SPIE's 24th Annual Technical Symposium, San Diego, California, July 28-August 1, 1980. The research was supported in part by the Office of Naval Research under Contracts N00014-76-C-0370 and N00014-80-C-0236, in part by the National Science Foundation under Grant MCS 78-236-76, and in part by the Defense Advanced Research Projects Agency under Contract F33615-78-C-1551 (monitored by the Air Force Office of Scientific Research).
Special-purpose devices for signal and image processing: an opportunity in VLSI

H. T. Kung

Department of Computer Science, Carnegie-Mellon University, Pittsburgh, Pennsylvania 15213

Abstract

Based on the systolic array approach, new designs of special-purpose devices for filtering, correlation, convolution, and discrete Fourier transform are proposed and discussed. It is argued that because of high degrees of simplicity, regularity and concurrency inherent to these designs, their VLSI implementation will be cost effective.

Introduction

LSI technology allows tens of thousands of devices to fit on a single chip; VLSI technology promises an increase of this number by at least one order of magnitude in the next decade. Both the opportunities and challenges presented by VLSI are tremendous. This paper proposes and discusses the use of the systolic array approach in the construction of special-purpose VLSI devices for signal and image processing. These devices are to be attached to a host, which can be a conventional computer or another special-purpose system.

Systolic arrays is an architecture first proposed for implementation of matrix operations in VLSI. Typically a systolic array enjoys the following properties:

1. The array can be implemented with only a few types of simple cells.

2. The data and control flow of the array is simple and regular, so that cells can be connected by a network with local and regular interconnections; long distance or irregular communication is not needed.

3. The array uses extensive pipelining and multiprocessing. Typically, several data streams move at constant velocities over fixed paths in the network, and interact where they meet. In this fashion, a large proportion of the processors in the array are kept active, so that the array can sustain a high rate of computation flow.

4. The array makes multiple uses of each input data item. As a result, high computation throughput can be achieved without requiring high bandwidth between the array and the host.

VLSI designs based on systolic arrays tend to be simple (a consequence of properties 1 and 2), modular (property 2), and of high performance (properties 3 and 4). Therefore systolic arrays are suitable for VLSI implementation. Examples and further discussions of the attractiveness of systolic arrays can be found in other papers. In this paper we illustrate the use of systolic arrays in performing several important operations in signal and image processing.

Systolic arrays for filtering

This section describes the basic design of a family of systolic arrays for performing filtering. Designs of systolic arrays for convolution, correlation and pattern matching can be obtained similarly, so they will not be discussed separately here. Mathematically the canonical form of the filtering problem can be defined as follows:

given the weighting coefficients \{w_0, w_1, ..., w_h\}, \{r_1, r_2, ..., r_k\}, the initial values \{y_{-k}, y_{-k+1}, ..., y_1\}, and the input sequence \{x_{-h}, x_{-h+1}, ..., x_0, x_1, ..., x_n\},
compute the output sequence \{y_0, y_1, ..., y_n\} defined by
\[ y_i = \sum_{j=0}^{h} w_j x_{i-j} + \sum_{j=1}^{k} r_j y_{i-j}. \]

Assume that a cycle is the time to perform the function of the type I cell defined below (which in this case is essentially the time for two multiplications and two additions). Systolic arrays proposed here can compute a new \( y_i \) every two cycles. (Systolic arrays for Finite Impulse Response (FIR) and Infinite Impulse Response (IIR) filters were previously considered separately by the author.)

The weighting coefficients \( w_i \)'s and \( r_i \)'s are preloaded to a systolic array. The filtering computation starts by loading the \( x_i \)'s from the host to the systolic array in the natural ordering, that is, \( x_{-h} \) first, \( x_{-h+1} \) second, \( x_{-h+2} \) third, and so on. Immediately after the systolic array has received all the \( x_i \)'s for \(-h \leq i \leq 0\), it starts outputting the computed \( y_i \)'s in the natural ordering at the rate of one every two cycles.

**Description of the systolic filtering array**

**Basic cells.** There are two types of cells, as depicted in Figure 1. A type II cell is essentially a buffer.

**TYPE I CELL**

[Diagram of Type I Cell]

\[ Y_{\text{out}} \leftarrow Y_{\text{in}} + w \cdot x_{\text{in}} + r \cdot y_{\text{in}} + Y_{\text{in}} \]
\[ X_{\text{out}} \leftarrow X_{\text{in}} \]

[VALUES \( r \) AND \( w \) ARE PRELOADED WEIGHTING COEFFICIENTS]

**TYPE II CELL:**

[Diagram of Type II Cell]

\[ Y_{\text{out}} \leftarrow Y_{\text{in}} \]

**Figure 1**

The array. Let \( m = \max(h + 1, k) \). The systolic array is a linear array consisting of \( m \) type I cells and one type II cell, as depicted in Figure 2. The right-most cell is a degenerated type I cell, where input \( Y_{\text{in}} \) is always zero, and outputs \( Y_{\text{out}} \) and \( X_{\text{out}} \) are ignored.
Suppose $h = k = 2$. The configuration in Figure 3 depicts the state of the array at the end of some cycle.

Each $Y_i$ is initialized as zero as entering the array from the right-most cell; it accumulates terms as marching along the array from right to left, and eventually achieves its final value $y_i$ when reaching the left-most cell. The final computed $y_i$ is output to the host and is also fed back to the array for use in computing $y_{i+1}$ and $y_{i+2}$.

It is seen from the illustration that only half of the cells in the array are active at any given time. For FIR filtering another functionally equivalent design that employs data streams moving at two different speeds can make use of all the cells all the time. This more efficient design will be introduced in the last section where we discuss a two-dimensional convolution chip.

**Systolic arrays for discrete Fourier transforms**

An $n$-point Discrete Fourier Transforms (DFT) problem is defined as follows:
given \{a_0, a_1, \ldots, a_{n-1}\},
compute \{y_0, y_1, \ldots, y_{n-1}\} defined by
\[ y_i = \sum_{j=0}^{n-1} a_j \omega^j, \]
where \( \omega \) is an \( n \)-th root of unity.

The well-known Fast Fourier Transform (FFT) algorithm computes an \( n \)-point DFT in \( O(n \log n) \) operations, while the straightforward method requires \( O(n^2) \) operations. However, for parallel processing, the FFT suffers from the drawback that it requires complicated data communication (see discussions below). Here we describe a family of systolic arrays for computing DFTs in parallel that use only the simplest communication scheme, namely, the linearly connected array.

Description of the systolic DFT array

Basic cell. Figure 5 describes the basic cell:

![Figure 5](image)

Figure 5

The array. A full array consists of \( n-1 \) linearly connected basic cells, as depicted in Figure 6.

![Figure 6](image)

Figure 6

The input \( Y_{in} \) and \( x_{in} \) to the left-most cell is \( a_{n-1} \) and some power of \( \omega \), respectively, whereas the output \( x_{out} \) from the right-most cell is always ignored.

An illustration

Consider the case \( n=5 \). A 5-point DFT problem can be viewed as that of evaluating the polynomial
\[ a_4x^4 + a_3x^3 + a_2x^2 + a_1x + a_0 \]
at \( x = 1, \omega, \omega^2, \omega^3, \omega^4 \), where \( \omega \) is a fifth root of unity. Evaluating the polynomial by Horner's rule gives:
\[
\begin{align*}
y_0 &= (((a_4\omega^4 + a_3\omega^3 + a_2\omega^2 + a_1\omega + a_0) + a_0),
\quad y_1 = (((a_4\omega^3 + a_3\omega^2 + a_2\omega + a_1 + a_0) + a_0),
\quad y_2 = (((a_4\omega^2 + a_3\omega + a_2 + a_1 + a_0) + a_0),
\quad y_3 = (((a_4\omega + a_3 + a_2 + a_1 + a_0) + a_0),
\quad y_4 = ((a_4 + a_3 + a_2 + a_1 + a_0) + a_0).
\end{align*}
\]
We shall see that all the $y_i$ can be computed in a pipeline fashion by a single systolic array with four cells. The array is initialized by loading the $a_i$'s to the cells, one in each cell. Figure 7 depicts the state of the array at the end of the loading phase.

![Figure 7](image)

Define a cycle to be the time to perform the function of the basic cell. The status of the array at the end of the next four cycles are depicted in Figure 8.

![Figure 8](image)

It is readily seen that each $Y_i$, initialized as $a_i$, gathers its terms as marching to the right, and achieves its final value $y_i$ as leaving from the right-most cell.

**Discussions**

A linear systolic DFT array with $n$ basic cells can compute an $n$-point DFT in $O(n)$ times. Suppose that there are only $k$ basic cells in the array, for some fixed $k < n$. Then one can compute an $n$-point DFT in $O(n \log n/\log k)$ time, by using the array to compute all the $k$-point sub-DFT's in the $n$-point FFT algorithm. This represents an $O(\log k)$ speed-up over the sequential FFT. The $O(n \log n/\log k)$ time is minimum in the sense
that when executing an n-point FFT on a device with $O(k)$ words of local memory (as in the case of the systolic array where $k$ words of memory are distributed among $k$ cells), this amount of time is needed just to transfer data between the host and the device.

Up to this point we have been assuming implicitly that the rate that data is sent to the systolic array is not higher than the computation rate of a basic cell. If this is not the case, then to take advantage of the available bandwidth, as many independent linear systolic DFT arrays should be used as possible, so that all the arrays can input and output data in each cycle. An interesting (but maybe theoretical) comparison to the parallel FFT can be made at this point. The traditional parallel implementation of the FFT algorithm assumes that $k$ words of inputs and outputs are performed every $\log k$ cycles, using a shuffle-exchange network of $k$ nodes. The parallel FFT using such a network performs an n-point DFT in $O((n \log n)/k)$ time and the best known layout of the network takes a chip area $O(k^2/\log k)$. A set of $k/\log k$ linear systolic DFT arrays, each consisting of $k$ basic cells, achieves the same performance with the same total chip area, but enjoys a much simpler communication structure.

The systolic approach has one more advantage in that with minor control mechanisms the same systolic array may be used for many computations such as filtering, DFT and matrix multiplication.

**Remarks on Implementation and Performance**

For simplicity, we have so far assumed that cells in systolic arrays operate on words. In implementation, each word processor can be partitioned into bit processors to achieve modularity at the bit-level. A transformation of a design from word-level to bit-level is usually straightforward. It is also possible to implement cells efficiently with multi-stage pipeline adders and multipliers. In general, many variations on the systolic arrays suggested are possible. All of these are functionally equivalent, and differ only in implementation details.

Using the bit-serial implementation, it is possible to implement about ten basic cells, performing 32-bit fixed-point operations, on a single chip with present MOS technology. By using many such chips, the systolic array can achieve a high computation rate even assuming a rather limited bandwidth between the array and the host. This is because each word once input from the host is used many times in the array.

**A Two-Dimensional Convolution Chip**

During the past year, we have designed prototypes of several special-purpose chips at CMU using the systolic approach. These include a pattern-match chip, an image-processing chip, and a tree processor for database applications. The pattern-match and tree processor chips have been tested and found to work. The image processing chip will be tested after the required testing software is developed. Here we sketch the function and overall design of this image processing chip; for details of the design the reader is referred to the project report.

![Figure 9](image-url)

The chip performs the two-dimensional convolution operator and is based on a variant of the systolic FIR filtering array described earlier. The chip uses essentially only one type of basic cells (see Figure 9), which are
interconnected in a completely regular and modular way to form a two-dimensional systolic array.

To define the convolution problem, consider a matrix \( X = \{x_{ij}\} \) and a \( k \times k \) window with weighting coefficients \( w_{ij} \) as shown in Figure 10. For the purpose of illustration, we use \( k = 3 \). Now slide the \( 3 \times 3 \) window along the matrix. For each position of the window, the weighted sum of the terms in the submatrix covered by the window is to be computed.

\[
X = \begin{bmatrix}
x_{11} & x_{12} & x_{13} & x_{14} & \cdots \\
x_{21} & x_{22} & x_{23} & x_{24} & \cdots \\
x_{31} & x_{32} & x_{33} & x_{34} & \cdots \\
\vdots & \vdots & \vdots & \vdots & \ddots \\
x_{n1} & x_{n2} & x_{n3} & x_{n4} & \cdots 
\end{bmatrix}
\]

\[
W = \begin{bmatrix}
w_{11} & w_{12} & w_{13} \\
w_{21} & w_{22} & w_{23} \\
w_{31} & w_{32} & w_{33}
\end{bmatrix}
\]

Figure 10

In Figure 11 five rows of the matrix \( X \) advance synchronously from left to right. The small dots in the figure denote appropriate delays such that a same column advances as a whole. (This does not mean that such delays have to be implemented on-chip; the inputs can be spaced accordingly when fed into the device.) Three kernel cells are shown in the figure, each one being composed of nine basic cells and one row-interface cell whose function will become clear later. Whenever an element \( x_{ij} \) emerges from the upper right basic cell of a kernel cell, the weighted sum corresponding to a submatrix with that element as the upper right element is being output from that kernel cell. Therefore by sweeping the first five rows a systolic array consisting of three kernel cells can compute the first three rows on-the-fly. In general, by sweeping rows \( 3i+1 \) to \( 3i+5 \) the array computes rows \( 3i+1 \) to \( 3i+3 \). Thus a pixel in the image is input to the array at most twice.

\[
\cdots \quad x_{13} \quad x_{12} \quad x_{11} \quad K E R N E L \ C E L L \quad \text{RESU LT}
\]

\[
\cdots \quad x_{23} \quad x_{22} \quad x_{21} \quad K E R N E L \ C E L L \quad \text{RESU LT}
\]

\[
\cdots \quad x_{33} \quad x_{32} \quad x_{31} \quad K E R N E L \ C E L L \quad \text{RESU LT}
\]

\[
\cdots \quad x_{43} \quad x_{42} \quad x_{41} \quad K E R N E L \ C E L L \quad \text{RESU LT}
\]

\[
\cdots \quad x_{53} \quad x_{52} \quad x_{51} \quad K E R N E L \ C E L L \quad \text{RESU LT}
\]

Figure 11

Now consider Figure 12 (a) where three basic cells in the first row of a kernel cell is shown. Consider the moment an element \( x_{ij} \) enters the left-most basic cell. Denote by \( Y \) the particular \( Y_{in} \) to this cell, whose value is initialized as zero. During the cycle \( x_{ij} \) enters the left-most cell, \( Y \) becomes \( w_{13} x_{ij} \). In the next cycle \( w_{12} x_{ij+1} \) is accumulated to \( Y \), as shown in Figure 12 (b). Finally, as in Figure 12 (c), \( w_{11} x_{ij+2} \) is further accumulated to \( Y \).
As a result, when \( Y \) emerges at the last cell, it has already accumulated the weighted sum of the first row of a submatrix. In the meanwhile, the same has been happening at the two bottom rows of the kernel cell. Therefore, by summing the partial results at the row-interface cell, the desired output is obtained.

Note that each row of the kernel is simply a linear systolic FIR filtering array. This filtering array differs from that discussed earlier (in Figures 1 to 4 with \( r_i = 0 \)) in that both the \( x \)-stream and \( Y \)-stream now move from left to right and the \( x \)-stream travels twice as slow as the \( Y \)-stream. This variation results in the active use of every cell at any given time.

Because of the modularity of the basic design of the systolic convolution array, its size can easily be adjusted to match the bandwidth between the array and the host. Let \( u \) denote the cycle time of the basic cell. Suppose that the image is \( n \times n \), and that in time \( u \), \( k \) pixel values can be transformed from the host to the array, and vice-versa. For processing the whole image, the I/O time alone is thus \( O(n^2u/k) \). To balance this, the convolution array allows convolving a \( k \times k \) window with the whole image in \( O(n^2u/k) \) time, using \( k \) \( k \times k \) kernel cells. The total number of cells \( k^3 \) used in the array is optimal in the sense that the usual sequential algorithm takes \( O(n^2k^2u) \) time.

Using part of a chip we have implemented a \( 3 \times 3 \) kernel cell, consisting of nine basic cells plus one row-interface cell. The implementation uses a bit-serial word-parallel organization. Pixels are input as 8-bit samples and output with 16 bits. The weighting coefficients can be changed during the loading phase prior to the convolution computation. Their values are restricted to be powers of two in \([-16, 16]\), to reduce the area of multiplier circuits in each basic cell. We expect that based on this prototype design a full chip can contain three \( 3 \times 3 \) kernel cells and process a pixel in less than 175 ns. The estimated high computation rate is mostly due to the high degree of concurrency inherent to the overall design.
References


**SPECIAL-PURPOSE DEVICES FOR SIGNAL AND IMAGE PROCESSING: AN OPPORTUNITY IN VLSI**

**AUTHOR(s):** H. T. Kung

**PERFORMING ORGANIZATION NAME AND ADDRESS**
Carnegie-Mellon University
Computer Science Department
Pittsburgh, PA 15213

**CONTROLLING OFFICE NAME AND ADDRESS**
Office of Naval Research
Arlington, VA 22217

**REPORT DATE**
JULY 1980

**NUMBER OF PAGES**
11

**DISTRIBUTION STATEMENT (of this Report)**
Approved for public release; distribution unlimited.

**DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)**

**SUPPLEMENTARY NOTES**

**KEY WORDS**

**ABSTRACT**